



**HAL**  
open science

# Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing

Vivek Parmar, Bogdan Penkovsky, Damien Querlioz, Manan Suri

► **To cite this version:**

Vivek Parmar, Bogdan Penkovsky, Damien Querlioz, Manan Suri. Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing. *Frontiers in Neuroscience*, 2022, 15, 10.3389/fnins.2021.781786 . hal-03861128

**HAL Id: hal-03861128**

**<https://cnrs.hal.science/hal-03861128>**

Submitted on 19 Nov 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



# Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing

Vivek Parmar<sup>1</sup>, Bogdan Penkovsky<sup>2</sup>, Damien Querlioz<sup>2</sup> and Manan Suri<sup>1\*</sup>

<sup>1</sup> Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India, <sup>2</sup> Centre de Nanosciences et de Nanotechnologies, Université Paris-Saclay, CNRS, Palaiseau, France

## OPEN ACCESS

### Edited by:

Zhongrui Wang,  
The University of Hong Kong,  
Hong Kong SAR, China

### Reviewed by:

Gina Adam,  
George Washington University,  
United States  
Rivu Midya,  
University of Massachusetts Amherst,  
United States  
Tianda Fu,  
University of Massachusetts Amherst,  
United States

### \*Correspondence:

Manan Suri  
manansuri@ee.iitd.ac.in

### Specialty section:

This article was submitted to  
Neuromorphic Engineering,  
a section of the journal  
Frontiers in Neuroscience

**Received:** 23 September 2021

**Accepted:** 29 November 2021

**Published:** 05 January 2022

### Citation:

Parmar V, Penkovsky B, Querlioz D  
and Suri M (2022) Hardware-Efficient  
Stochastic Binary CNN Architectures  
for Near-Sensor Computing.  
*Front. Neurosci.* 15:781786.  
doi: 10.3389/fnins.2021.781786

With recent advances in the field of artificial intelligence (AI) such as binarized neural networks (BNNs), a wide variety of vision applications with energy-optimized implementations have become possible at the edge. Such networks have the first layer implemented with high precision, which poses a challenge in deploying a uniform hardware mapping for the network implementation. Stochastic computing can allow conversion of such high-precision computations to a sequence of binarized operations while maintaining equivalent accuracy. In this work, we propose a fully binarized hardware-friendly computation engine based on stochastic computing as a proof of concept for vision applications involving multi-channel inputs. Stochastic sampling is performed by sampling from a non-uniform (normal) distribution based on analog hardware sources. We first validate the benefits of the proposed pipeline on the CIFAR-10 dataset. To further demonstrate its application for real-world scenarios, we present a case-study of microscopy image diagnostics for pathogen detection. We then evaluate benefits of implementing such a pipeline using OxRAM-based circuits for stochastic sampling as well as in-memory computing-based binarized multiplication. The proposed implementation is about 1,000 times more energy efficient compared to conventional floating-precision-based digital implementations, with memory savings of a factor of 45.

**Keywords:** stochastic computing (SC), binarized neural network (BNN), RRAM (resistive RAM), in-memory computing (IMC), near-sensor computing

## 1. INTRODUCTION

Artificial intelligence (AI) and deep learning research have enabled innovative solutions for a wide variety of vision applications at the edge. As a result, there has been increasing focus on developing low-precision AI solutions while maintaining accuracy equivalent with floating-point precision (Moons et al., 2017). With the emergence of binarized neural networks (BNNs), it has become possible to map complex multiply-and-accumulate (MAC) operations to simple logic gates such as exclusive-NOR (XNOR) and population count (popcount) operations. This simplification leads to savings in energy, area and latency at the cost of a moderate loss in accuracy (Courbariaux et al., 2016).

For most hardware BNNs demonstrated in literature, the input layer is typically implemented either in floating-point or 8-bit integer (int8) precision, whereas the subsequent layers use binarized neurons. In order to map all operations to a truly binarized pipeline, the computation of input layer using stochastic sampling has been proposed (Lee et al., 2017). A fully binarized pipeline

can allow executing computation at the edge, without relying on network communication with high-performance compute servers in order to perform floating-point computations (Zhou et al., 2019). To further improve energy efficiency of such technologies, near-sensor computing has been investigated (Conti et al., 2018; Plastiras et al., 2018). Recently, stochastic binary neural networks have been proposed for mono-channel convolutional neural networks (CNNs) (Lee et al., 2017; Hirtzlin et al., 2019) to enable near-sensor computing. Such networks can be used for performing first-level computations for applications such as remote sensing, material analysis, medical image analysis, and so on (Hsu et al., 2019; Zhou and Chai, 2020).

A significant challenge of stochastic computing approaches, however, is the generation of high-quality random numbers with a low energy budget. Stochastic sampling for implementing TRNG (True Random Number Generators) using analog properties of circuits and devices has been studied in literature in order to develop more secure as well as area-efficient circuits (Jiang et al., 2017; Sahay et al., 2017; Jerry et al., 2018; Qu et al., 2018; Guo et al., 2019; Park et al., 2019; Huang et al., 2020; Simion, 2020). However, in most cases a non-uniform distribution, i.e., normal or log-normal, has been observed. Such distributions are attractive for applications such as Bayesian learning (Lin et al., 2019; Malhotra et al., 2020), Monte Carlo sampling (Dalgaty et al., 2021), or deep Boltzmann machines (Parmar and Suri, 2020). Unfortunately, uniform distribution, which is typically used for stochastic computing, is normally obtained only by additional circuit overheads leading to increased costs in terms of area and energy (Gong et al., 2019).

In this paper, we propose a novel method for realizing stochastic binary neural networks for performing classification on RGB images. We first use the CIFAR-10 dataset for validation. Then, to demonstrate a real-world application, we use the proposed network for microscopy image analysis. Benefits of implementing the proposed network based on emerging OxRAM technology for both stochastic sampling as well as XNOR computation are also analyzed in detail.

Key contributions of this work are as follows:

- Stochastic sampling at input layer based on normal distribution is demonstrated for realizing stochastic binarized convolutional neural network (SBCNN) with validation over the CIFAR-10 dataset.
- The first demonstration of stochastic BNNs for microscopy application, matching reported accuracy from literature with large memory savings ( $\approx 45\times$ ) and energy savings ( $\approx 1000\times$ ) compared to floating-point implementations.

The paper is organized as follows: Section 2.1 provides details on the dataset. Section 2.2 describes the architecture of the proposed SBCNN. Section 2.3 describes the architecture of a 2T-2R OxRAM-based in-memory computing array. Section 3.1 provides analysis of performance of proposed SBCNN on the CIFAR-10 and microscopy datasets, and also describes algorithm used for implementing SBCNN-based pathogen detector. Section 3.2 compares performance of implemented network across multiple computing platforms and also across memory technologies used

for implementing in-memory computing. Finally, in Section 4, we summarize the conclusions of the study.

## 2. MATERIALS AND METHODS

### 2.1. Dataset Description

#### 2.1.1. Automated Laboratory Diagnostics Dataset


The automated laboratory diagnostics dataset released by the Artificial Intelligence Research Group, Makerere University, Uganda (Quinn et al., 2016) has been used for this study. The dataset incorporates images acquired using a mobile camera with a microscope for the following diseases: malaria, tuberculosis, and intestinal parasites. The malaria dataset contains images taken from thick blood smears at  $1,000\times$  magnification, with annotated plasmodium (7,245 objects in 1,182 images). The tuberculosis dataset contains images taken from fresh sputum and stained using ZN (Ziehl Neelsen) stain, at  $1,000\times$  magnification, with annotated tuberculosis bacilli (3,734 objects in 928 images). The intestinal parasites dataset contains images taken from slides of a portion of stool sample examined under  $400\times$  magnification annotated with eggs of hookworm, *Taenia* and *Hymenolepis nana* (162 objects in 1,217 images) (Quinn et al., 2016). Detailed description on number of training and test samples, slice dimensions are provided in **Table 1**. Using these images, we produced positive and negative sample images for training a binary classification model that can detect the presence of pathogen. Positive samples (i.e., those containing plasmodium, bacilli, or parasite eggs, respectively) were produced by taking the centered bounding boxes in the annotation of the dataset. Negative samples in each image (i.e., in the absence of any of these pathogens) were taken from random locations not intersecting with any annotated bounding boxes. As dominant image areas did not contain pathogen objects, the ratio of positive to negative samples was highly skewed. Thus, some negative samples were randomly discarded and new positive samples were created by applying different transformations: rotation and flipping (Quinn et al., 2016). Example training images used as input for training the binary classifiers for each dataset are shown in **Figure 1**. The produced sample images were then down-sized to  $20 \times 20$  (for malaria and tuberculosis) and  $30 \times 30$  (for intestinal parasites).

### 2.2. Proposed SBCNN Methodology

Stochastic BNN studies have been primarily limited to single channels, usually on the MNIST dataset and uniform distribution-based sampling (Lee et al., 2017; Hirtzlin et al., 2019). Adapting stochastic BNN computation for multi-channel RGB data for object detection requires optimizing the channel-specific scaling (Krizhevsky et al., 2014). We propose a novel multi-channel SBCNN architecture where a stochastic binary convolutional layer is used as input layer to the BNN. To achieve an efficient implementation, pre-processing of the RGB data is first performed using mean-sigma normalization (Krizhevsky et al., 2012):

$$X_{r,i} = \frac{X_{d,i} - \mu_i}{\sigma_i} \in (0, 1, 2). \quad (1)$$





**FIGURE 3** | Variation in stochastic input representations based on  $N_{pre}$  and for CIFAR-10 image sample by stochastic sampling using distributions: **(A)** Uniform and **(B)** normal. Variation in stochastic input representations based on  $N_{pre}$  and for ALD-AIR image sample by stochastic sampling using distributions: **(C)** Uniform and **(D)** normal.

directly in hardware. Hence, we investigate stochastic sampling from a normal distribution based on mean-sigma normalization parameters. A single binary sample can be obtained as shown in Equation (2).

$$X_{b,i} = X_{r,i} > randn(\mu_i, \sigma_i) \in (0, 1, 2). \quad (2)$$

Here,  $X_{b,i}$ ,  $\mu_i$ ,  $\sigma_i$  denote binary sample value, mean, and standard deviation for a pixel in channel  $i$ , respectively, while  $randn$  is a random number obtained using a normal distribution. For a single pixel, samples are collected as a stream of binary values by repeated sampling for  $N_{pre}$  presentations to better capture the complete input range (shown in **Figure 3**):

$$X_{m,i} = \frac{\sum_{j=1}^{N_{pre}} x_{b,i}}{N_{pre}}. \quad (3)$$

Here,  $X_{m,i}$  denotes summation of the stochastic samples stream.

The network architecture used throughout our study is based on the AlexNet architecture (Krizhevsky et al., 2012) with the output layer restricted to 10 neurons (multi-class classification) for CIFAR-10 (**Figure 2**) and two neurons (binary classification) for ALD-AIR dataset. The neural networks used in the study were trained as per the method proposed by *et al.* (Courbariaux et al., 2016). Both quantized and binarized

networks were explored to estimate the impact of precision. The Adam optimizer (Kingma and Ba, 2014) was used for optimizing the loss during training. To introduce stochastic computing in the network, we build upon the method proposed by (Hirtzlin et al., 2019). Representations of sample input images based on stochastic presentations using uniform and normal distribution-based sampling are shown in **Figure 3** for both CIFAR-10 and ALD-AIR datasets. Histograms of pixel-wise intensity across all 3 channels for sample images from each dataset are shown in **Figure 4**.

---

**Algorithm 1** | SBCNN inference algorithm.

---

**Require:** Input vector  $X$ , Weight matrices  $W_n$ , Bias vectors  $b_n$ , #Layers  $L$  #Presentations  $N$ .

**Ensure:** Predicted output

**Stochastic Layer**

$$a_n = \text{sign}(\text{popcount}(\text{XNOR}(W_0, X > rand)) - b_0)$$

$$A_0 = \text{sign}\left(\sum_{n=0}^N a_n\right)$$


**Regular Layer**

**for**  $i = 1; i < L; i = i + +$  **do**

$$A_i = \text{sign}(\text{popcount}(\text{XNOR}(W_i, A_{i-1})) - b_i)$$

**end for**

---



### 2.3. Hardware Implementation Based on Emerging Memory Devices

The major hardware realizations for implementing proposed SBCNN include stochastic sampling at input layer and computation of BNN. In BNNs, weight values are one-bit (weight can only take values  $-1$  and  $+1$ ), and neuron activation is implemented by the sign function. Neuron output is computed by


$$y = \text{sign}(\text{popcount}(\text{XNOR}(w_j, x_j)) - b). \quad (4)$$

Here,  $\text{popcount}$  is a function counting the number of ones, and  $b$  is a learned neuron’s threshold. Besides reducing memory requirements due to reduced precision, BNNs enable reduction of computation logic circuit area, as digital multipliers can be replaced by simple XNOR logic gates.

For realizing such computation in using emerging memory devices in hardware, we introduced in previous studies (Bocquet et al., 2018; Hirtzlin et al., 2020) a hybrid CMOS/OxRAM test

chip, where synaptic weights are stored in OxRAM (shown in Figure 5D), and which utilizes the 2T-2R architecture (shown in Figures 5A,C) to store synaptic weights in a differential fashion: a device pair programmed in low resistance state (LRS)/high resistance state (HRS) represents  $+1$ , and, conversely, HRS/LRS represents  $-1$ . Pre-charge sense amplifiers (PCSA) compare the resistance states of the two paired devices, thus reading the synaptic weight. An advantage of this approach is the possibility of incorporating the XNOR operation utilized in BNN computation directly within PCSA by the addition of four transistors (shown in Figure 5H). Figures 5E,F presents the methodology for implementing fully connected layers, by minimizing data movement (Hirtzlin et al., 2019). Training is performed off-chip, followed by weight programming and inference operations. We use this implementation of BNN as a reference in this work.

Emerging memory devices such as OxRAM devices have been shown to demonstrate normal  $C2C R_{OFF}$  distribution, which has been exploited for stochastic sampling applications (Suri et al.,



**FIGURE 5 | (A)** Stochastic neuron circuit based on OxRAM device used for input sampling. 2T-2R in-memory XNOR circuit for BNN computation. **(B)** C2C variability observed in low resistance state (LRS) for the fabricated OxRAM device of (Dalgaty et al., 2021). **(C)** Memory array chip photograph. **(D)** OxRAM cell. **(E)** Binarized neural network implementation highlighting connections to one specific neuron. **(F)** Implementation of binarized neural network in the “parallel to sequential” configuration. **(G)** 2T-2R bitcell array. **(H)** Schematic of 2T-2R bit-cell for XNOR operation computation based on pre-charge sense amplifiers (PCSA) (Hirtzlin et al., 2019).

2015; Dalgaty et al., 2021). A circuit implementation for the same is shown in **Figure 5A**. Each stochastic neuron accepts an image pixel in form of voltage encoding that is compared with the voltage drop across the OxRAM device, which is repeatedly cycled from LRS to HRS. The intrinsic C2C  $R_{ON}$  variability of the OxRAM device leads to a variable reference voltage for the comparator. LRS variability of a fabricated OxRAM device (Dalgaty et al., 2021) is shown in **Figure 5B**. This enables translation of deterministic input voltage to a stochastic binary neuron output.

### 3. RESULTS AND DISCUSSIONS

#### 3.1. Simulation Results and Discussion

##### 3.1.1. Case study A: CIFAR-10

To evaluate the proposed SBCNN for generic image classification applications, we performed analysis using the CIFAR-10 dataset (Krizhevsky et al., 2014). The  $N_{pre}$  parameter used for training was 32. A benchmarking of the proposed SBCNN is shown in **Table 2**. For all stochastic computations, average results obtained over five trials are listed.

The performance of our proposed method based on sampling from normal distribution matches AlexNet closely ( $\approx 3\%$ ) even using 32-bit floating point precision (FP32). In contrast, the network based on sampling from uniform distribution results in a higher accuracy drop ( $\approx 6\%$ ).

$N_{pre}$  is an important parameter to realize equivalent accuracy with a reduced number of operations. To understand the impact of this parameter, we also analyzed two strategies:

- *Max presentations:* We train the network with a maximum number of presentations (256) and infer with  $N_{pre}$  presentations.
- *Matched presentations:* Training and inference are performed using the same  $N_{pre}$  number of presentations.

Results of the analysis comparing these two strategies are shown in **Figures 6A–C**. We analyzed the overall impact on inference in terms of three parameters: (i) accuracy (%), (ii) mAP (mean average precision), (iii) ROC AUC (receiver operating characteristics area under curve). For all three parameters, the performance of the matched presentations method is observed to be consistently better than the max. presentations method. The matched presentation method leads to accuracy values that are close to  $N_{pre} = 256$  for all values of  $N_{pre}$ . We also observed that using matched presentation method with  $N_{pre} = 8$  showed equivalent accuracy as the max. presentations case for  $N_{pre} = 256$ . The matched presentation method, therefore, appears vastly superior.

##### 3.1.2. Case Study B: Microscopy

Point-of-Care (PoC) microscopy diagnostic support systems for different diseases (e.g., malaria, tuberculosis, and intestinal parasite infection) have been studied in detail with regard to application of deep learning. However, most of the implementations in the literature are based on conventional CPUs (Yang et al., 2020), high-end GPUs (Quinn et al., 2016), or FPGAs (Yokota et al., 2002; Grull et al., 2011). Recent work has also explored possibility of realizing such PoC systems using specialized ASIC accelerators with reduced energy consumption (Sethi et al., 2018). Here, we present

a case-study for the application of the proposed SBCNN for microscopy image analysis for potential application specific optimization with the goal of low-power/low-resource edge realizations.


The AlexNet architecture was again used as reference model for the study (Krizhevsky et al., 2012). We performed analysis for FP-32, int8, as well as binary precisions and plotted the results of both training as well as inference

accuracy in **Figure 7**. We observe the highest accuracy for FP-32 and a consistent accuracy reduction when moving to lower precision.


Further, we estimated performance for SBCNN with both uniform and normal distribution-based sampling ( $N_{pre} = 32$ ). The results are also reported in **Figure 7**. We observe increased or equivalent accuracy when transitioning from uniform to normal distribution-based sampling. To further optimize the network architecture given the lower complexity of the task (i.e., binary classification), we reduced the network depth by removing an intermediate linear layer leading to increased memory savings. This modified network architecture is referred to as reduced SBCNN. As observed in **Figure 7**, the total accuracy drop between best-case FP32 and the optimized reduced SBCNN is approximately 5%. Furthermore, we can also observe that the impact of bit-precision trade-off with accuracy is more pronounced for datasets with less training data (malaria vs. tuberculosis). In case of intestinal parasites dataset, this trend is reversed due to the small size of the dataset resulting in overfitting, even with reduced precision.

**TABLE 2** | Test accuracy benchmarking of different precision networks, simulated in this study, for CIFAR-10 dataset.


Network description	Input layer precision	Test accuracy (%) (Top-1)
AlexNet (FP-32 precision)	FP-32	88.64
AlexNet (INT8 precision)	INT8	87.57
AlexNet (BNN)	INT8	86.92
SBCNN (uniform) ( $N_{pre} = 32$ )	Binary	82.89
*SBCNN (normal) ( $N_{pre} = 32$ )	Binary	85.61




**FIGURE 6** | Variation of network performance metrics with  $N_{pre}$  for inference using stochastic binarized neural network (BNN) (AlexNet model) for CIFAR-10 dataset: (A) Accuracy, (B) mean average precision, and (C) receiver operating characteristics area under curve. The results have been averaged over 5 iterations.



**FIGURE 7** | Network precision and architecture analysis for microscopy diagnosis task. For all stochastic networks, training and inference is performed with  $N_{pre} = 32$ .




**FIGURE 8** | Heatmaps generated based on sliding window-based detections using reduced stochastic binarized neural network (BNN) classifiers: **(A)** Malaria, **(B)** tuberculosis, and **(C)** intestinal parasite. Detections on microscopy sample images: **(D)** Malaria, **(E)** tuberculosis, and **(F)** intestinal parasite. Red box indicates network-based detection, and white box indicates ground truth. The  $N_{pre}$  used for training and inference are 32.



**FIGURE 9** | Receiver operating characteristics (ROC) curves for proposed stochastic binarized convolutional neural network (SBCNN):(normal distribution and reduced layers): **(A)** Malaria, **(B)** tuberculosis, and **(C)** intestinal parasite. Precision recall curves for proposed SBCNN (normal distribution and reduced layers): **(D)** Malaria, **(E)** tuberculosis, and **(F)** intestinal parasite.

After the training step described in Section 2.2, the classifiers can be used for performing detection of pathogens using the sliding window approach on microscopy images. As part of the

sliding window approach, the classifier output is summed over the pixels of the window in order to generate a heat map. The sliding windows have 50% overlap in both horizontal and vertical



**TABLE 3 |** Performance estimates of inference with multiple architectures for microscopy image analysis.

Network type	Platform	Weight memory (MB)	MAC ops (Mops) per inference	Energy ( $\mu$ J)
AlexNet (Float)	GPU (RTX 2080)	217.42		1.47e5
AlexNet (int8)	ASIC (Eyeriss v2) (Chen et al., 2019)	54.37		5.72e3
BNN		7.53	15.24	7.98
Stochastic BNN	2T-2R IMC	7.53	12.91	6.84
Reduced model		4.79	10.74	5.66

directions. Heat map outputs generated based on the sliding windows are then normalized, followed by a threshold operation in order to generate candidate regions in form of binary maps. Bounding boxes are generated based on contour detection performed over these binary maps. To improve detection quality, non-maximal suppression was applied. Results for the detection for each type of pathogen with corresponding heatmaps are shown in **Figure 8**.

### 3.1.3. Learning Performance

We characterized the accuracy of all network architectures using two metrics: ROC curve and precision-recall (PR) curve. ROC curves are used to visualize the precision capacity of the network by plotting TPR (true positive rate) and FPR (false positive rate) as functions of threshold. A steep slope and concentration near one demonstrate very high precision and, in turn, less chances of false positives. For ROC curves, the AUC is measured as a performance parameter. AUC equal to one is typically observed for an ideal classifier, whereas AUC equal to 0.5 is observed for classifiers with the worst performance (Hajian-Tilaki, 2013).

While such estimates for identifying positives are important, it is also necessary to understand impact of false negatives. Hence, PR curves are used. PR curves show the trade-off between precision (1-FDR, where FDR means False Discovery Rate) and recall (TPR). In case of an ideal curve, the precision remains unchanged and at maximum until recall reaches one. This curve also forms the basis for estimating mean average precision (mAP).

ROC and PR curves for the experiments were calculated by averaging performance parameters over five iterations for stochastic networks. As shown in **Figure 9**, the smallest network architecture is able to match the learning performance of FP-32 AlexNet.

### 3.1.4. Impact of Stochastic Presentations

In **Figure 10**, we analyze the impact of the  $N_{pre}$  parameter used during inference on the overall learning performance in terms of (a) accuracy, (b) mAP, and (c) ROC AUC. When using the presentations strategy, there is a minor trade-off in overall learning performance ( $\approx 2\%$ ). The impact is more severe in case of the smallest dataset (intestinal parasites), which would result in over-fitting. When using the max. presentations strategy, we observe an increasing trend in learning performance as the  $N_{pre}$  approach the value used for training.

From the analysis, we conclude that, for a practical implementation,  $N_{pre} = 8$  would be sufficient. As can be observed from **Figure 7**, training accuracy for all datasets is relatively constant ( $\leq 4\%$  difference) for all architectures. However, there is a major trade-off in computation complexity and memory requirement as shown in **Table 3**.

## 3.2. Performance Analysis: Memory, Energy, and Delay

To compare the different architectures proposed in the study, we estimated the number of operations and energy corresponding to each network architecture for mapping them on the 2T-2R

**TABLE 4** | Benchmarking performance with respect to other literature studies for implementation of binarized AlexNet.

Technology	Energy/frame ( $\mu\text{J}$ )	References
	72,833.21	Li et al., 2017
DRAM	3,427.83	Sudarshan et al., 2019
	660.00	Jiang et al., 2017
SRAM	23.30	Yin et al., 2020
SOT-MRAM	561.30	Angizi et al., 2019
	310.00	Fan and Angizi, 2017
OxRAM	2275.34	Tang et al., 2017
	<b>5.66</b>	*This work

The value in bold refers to estimated value from the current work.

OxRAM XNOR bitcell array. As shown in **Figure 5E**, multiple kilobit arrays of 2T-2R cells can be arranged in a matrix structure in order to allow parallel computation. We assume a  $32 \times 32$  matrix of tiles of  $32 \times 32$  2T-2R bitcell arrays (shown in **Figure 5G**). Weight mapping is performed with respect to the block matrix multiplication with the division of weights having a block size of 32. For computation within each block, it is assumed that only a single row can be computed in each cycle, thus requiring 32 cycles for completing computation across the complete block. Therefore, only a single five-bit look-up table would be required for each block, leading to lower area utilization. For performing energy estimations for *float* and *int8* precisions, an Nvidia Turing GPU-enabled server and the Eyeriss v2 chip (Chen et al., 2019) are used as reference platforms. These two platforms store synaptic weights in off-chip dynamic RAM. Furthermore, for stochastic computing implementation, we assume that each input is sampled simultaneously from the stochastic circuit shown in **Figure 5A**. Results comparing implementations of networks with varying bit precisions are described in **Table 3**. As shown in **Table 3**, converting a conventional accelerator-based 8-bit computation to stochastic binarized in-memory computation with  $N_{pre} = 32$  results in savings of  $\approx 1,000 \times$  in energy and  $\approx 11 \times$  in memory. Reduced version of the SBCNN offers savings of 36% in memory and 17% in energy, while still maintaining comparable accuracy. A comparison of the proposed hardware with regard to other techniques of the literature for implementing BNN hardware is shown in **Table 4**.

## REFERENCES

- Alaghi, A., and Hayes, J. P. (2013). Survey of stochastic computing. *ACM Trans. Embedded Comput. Syst.* 12, 1–19. doi: 10.1145/2465787.2465794
- Angizi, S., He, Z., and Fan, D. (2019). "Parapim: a parallel processing-in-memory accelerator for binary-weight deep neural networks," in *Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC 2019*, ed T. Shibuya, January 21–24, 2019 (Tokyo: ACM), 127–132.
- Bocquet, M., Hirztlin, T., Klein, J.-O., Nowak, E., Vianello, E., Portal, J.-M., et al. (2018). "In-memory and error-immune differential rram implementation of binarized deep neural networks," in *2018 IEEE International Electron Devices Meeting (IEDM)* (San Francisco, CA: IEEE), 20.6.1–20.6.4.

## 4. CONCLUSION

In this study, we proposed a hardware-friendly stochastic binarized convolutional neural network architecture for performing energy-efficient near-sensor computing, using stochastic sampling from non-uniform distributions. We first validated the proposed implementation using the CIFAR-10 dataset for generic classification applications. Next, we investigated a case study for microscopy-based pathogen detection. Accuracy of the optimized network proposed in the study is similar to previous works with floating-point precision but exhibits memory savings in the order of  $\approx 45 \times$ . We further analyzed the benefits of realizing such networks using in-memory computing based on emerging non-volatile memory devices. We studied in detail the impact on network performance in terms of accuracy, energy due to levels of quantization and network architecture changes. The proposed architecture shows up to  $\approx 1,000 \times$  reduction in energy and weight memory savings of  $\approx 11 \times$  compared to the standard architectures. An end-to-end methodology from training algorithm to dedicated hardware implementation is also discussed.

## DATA AVAILABILITY STATEMENT

The datasets analyzed for this study can be found in the following links: (i) CIFAR-10: <https://www.cs.toronto.edu/~kriz/cifar.html> (ii) Automated Laboratory Diagnostics Dataset: <http://air.ug/microscopy/>.

## AUTHOR CONTRIBUTIONS

VP and BP performed the BNN simulations. MS and DQ planned and supervised the project. All authors participated in data analysis and writing of the manuscript.

## FUNDING

This work was supported by DST SERB CORE Research grant (CRG/2018/001901), IIT-D FIRP grant, CNRS-PICS, the European Research Council grant NANOINFER (grant no. 715872).

- Chen, Y.-H., Yang, T.-J., Emer, J. S., and Sze, V. (2019). Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices. *IEEE J. Emerg. Select. Top. Circ. Syst.* 9, 292–308. doi: 10.1109/JETCAS.2019.2910232
- Conti, F., Cavigelli, L., Paulin, G., Susmelj, I., and Benini, L. (2018). "Chipmunk: A systolically scalable 0.9 mm<sup>2</sup>, 3.08gop/s/mw @ 1.2 mw accelerator for near-sensor recurrent neural network inference," in *2018 IEEE Custom Integrated Circuits Conference, CICC 2018*, April 8–11, 2018, (San Diego, CA: IEEE), 1–4.
- Courbariaux, M., Hubara, I., Soudry, D., El-Yaniv, R., and Bengio, Y. (2016). Binarized neural networks: training deep neural networks with weights and activations constrained to +1 or -1. *arXiv preprint arXiv:1602.02830*.

- Dalgaty, T., Castellani, N., Querlioz, D., and Vianello, E. (2021). In-situ learning harnessing intrinsic resistive memory variability through markov chain monte carlo sampling. *Nat Electron.* 4, 151–161. doi: 10.1038/s41928-020-00523-3
- Fan, D., and Angizi, S. (2017). “Energy efficient in-memory binary deep neural network accelerator with dual-mode sot-mram,” in *2017 IEEE International Conference on Computer Design (ICCD)* (Boston, MA: IEEE), 609–612.
- Gong, L., Zhang, J., Liu, H., Sang, L., and Wang, Y. (2019). True random number generators using electrical noise. *IEEE Access* 7, 125796–125805. doi: 10.1109/ACCESS.2019.2939027
- Grull, F., Kirchgessner, M., Kaufmann, R., Hausmann, M., and Kebschull, U. (2011). “Accelerating image analysis for localization microscopy with fpgas,” in *Field Programmable Logic and Applications (FPL), 2011 International Conference* (Chania: IEEE), 1–5.
- Guo, X., Cheng, C., Wu, M., Gao, Q., Li, P., and Guo, Y. (2019). Parallel real-time quantum random number generator. *Opt Lett.* 44, 5566. doi: 10.1364/OL.44.005566
- Hajian-Tilaki, K. (2013). Receiver operating characteristic (roc) curve analysis for medical diagnostic test evaluation. *Caspian J. Internal Med.* 4, 627.
- Hirtzlin, T., Bocquet, M., Penkovsky, B., Klein, J.-O., Nowak, E., Vianello, E., et al. (2020). Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays. *Front. Neurosci.* 13:1383. doi: 10.3389/fnins.2019.01383
- Hirtzlin, T., Penkovsky, B., Bocquet, M., Klein, J.-O., Portal, J.-M., and Querlioz, D. (2019). Stochastic computing for hardware implementation of binarized neural networks. *IEEE Access* 7, 76394–76403. doi: 10.1109/ACCESS.2019.2921104
- Hsu, T.-H., Chiu, Y.-C., Wei, W.-C., Lo, Y.-C., Lo, C.-C., Liu, R.-S., et al. (2019). “Ai edge devices using computing-in-memory and processing-in-sensor: from system to device,” in *2019 IEEE International Electron Devices Meeting (IEDM)* (San Francisco, CA: IEEE), 22.5.1–22.5.4.
- Huang, M., Chen, Z., Zhang, Y., and Guo, H. (2020). A gaussian-distributed quantum random number generator using vacuum shot noise. *Entropy* 22, 618. doi: 10.3390/e22060618
- Jerry, M., Ni, K., Parihar, A., Raychowdhury, A., and Datta, S. (2018). Stochastic insulator-to-metal phase transition-based true random number generator. *IEEE Electr. Dev. Lett.* 39, 139–142. doi: 10.1109/LED.2017.2771812
- Jiang, H., Belkin, D., Savel'ev, S. E., Lin, S., Wang, Z., Li, Y., et al. (2017). A novel true random number generator based on a stochastic diffusive memristor. *Nat. Commun.* 8:882. doi: 10.1038/s41467-017-00869-x
- Kingma, D. P., and Ba, J. (2014). Adam: a method for stochastic optimization. *arXiv preprint arXiv:1412.6980*.
- Krizhevsky, A., Nair, V., and Hinton, G. (2014). *The Cifar-10 Dataset*. Stateline, NV. Available online at: <http://www.cs.toronto.edu/kriz/cifar.html> 55.
- Krizhevsky, A., Sutskever, I., and Hinton, G. E. (2012). “Imagenet classification with deep convolutional neural networks,” in *Advances in Neural Information Processing Systems 25*, eds F. Pereira, C. J. C. Burges, L. Bottou, K. Q. Weinberger (Curran Associates, Inc.), 1097–1105
- Lee, V. T., Alaghi, A., Hayes, J. P., Sathe, V., and Ceze, L. (2017). “Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing,” in *Design, Automation Test in Europe Conference Exhibition (DATE) 2017* (Lausanne), 13–18.
- Li, S., Niu, D., Malladi, K. T., Zheng, H., Brennan, B., and Xie, Y. (2017). “DRISA: a dram-based reconfigurable in-situ accelerator,” in *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017*, eds H. C. Hunter, J. Moreno, J. S. Emer, and D. Sánchez, October 14–18, 2017 (Cambridge, MA: ACM), 288–301.
- Lin, Y., Zhang, Q., Tang, J., Gao, B., Li, C., Yao, P., et al. (2019). “Bayesian neural network realization by exploiting inherent stochastic characteristics of analog rram,” in *2019 IEEE International Electron Devices Meeting (IEDM)* (San Francisco, CA: IEEE), 14.6.1–14.6.4.
- Malhotra, A., Lu, S., Yang, K., and Sengupta, A. (2020). Exploiting oxide based resistive RAM variability for bayesian neural network hardware design. *IEEE Trans. Nanotechnol.* 19, 328–331. doi: 10.1109/TNANO.2020.2982819
- Moons, B., Goetschalckx, K., Berckelaer, N. V., and Verhelst, M. (2017). “Minimum energy quantized neural networks,” in *51st Asilomar Conference on Signals, Systems, and Computers, ACSSC 2017*, ed M. B. Matthews, October 29 November 1, 2017 (Pacific Grove, CA: IEEE), 1921–1925.
- Park, B. K., Park, H., Kim, Y.-S., Kang, J.-S., Yeom, Y., Ye, C., et al. (2019). Practical true random number generator using CMOS image sensor dark noise. *IEEE Access* 7, 91407–91413. doi: 10.1109/ACCESS.2019.2926825
- Parmar, V., and Suri, M. (2020). A hybrid CMOS-memristive approach to designing deep generative models. *IEEE Trans. Neural Netw. Learn. Syst.* 32, 2790–2796. doi: 10.1109/TNNLS.2020.3008154
- Plastiras, G., Terzi, M., Kyrkou, C., and Theodoridis, T. (2018). “Edge intelligence: challenges and opportunities of near-sensor machine learning applications,” in *2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)* (Milan: IEEE), 1–7.
- Qu, Y., Cockburn, B. F., Huang, Z., Cai, H., Zhang, Y., Zhao, W., et al. (2018). Variation-resilient true random number generators based on multiple STT-MTJs. *IEEE Trans. Nanotechnol.* 17, 1270–1281. doi: 10.1109/TNANO.2018.2873970
- Quinn, J. A., Nakasi, R., Mugagga, P. K., Byanyima, P., Lubega, W., and Andama, A. (2016). “Deep convolutional neural networks for microscopy-based point of care diagnostics,” in *Machine Learning for Healthcare Conference* (Los Angeles, CA), 271–281.
- Sahay, S., Kumar, A., Parmar, V., and Suri, M. (2017). OxRAM RNG circuits exploiting multiple undesirable nanoscale phenomena. *IEEE Trans. Nanotechnol.* 16, 560–566. doi: 10.1109/TNANO.2016.2647623
- Sethi, K., Parmar, V., and Suri, M. (2018). “Low-power hardware-based deep-learning diagnostics support case study,” in *2018 IEEE Biomedical Circuits and Systems Conference (BioCAS)* (Cleveland, OH: IEEE), 1–4.
- Simion, E. (2020). Entropy and randomness: From analogic to quantum world. *IEEE Access* 8, 74553–74561. doi: 10.1109/ACCESS.2020.2988658
- Sudarshan, C., Lappas, J., Ghaffar, M. M., Rybalkin, V., Weis, C., Jung, M., et al. (2019). “An in-dram neural network processing engine,” in *2019 IEEE International Symposium on Circuits and Systems (ISCAS)* (Sapporo: IEEE), 1–5.
- Suri, M., Parmar, V., Kumar, A., Querlioz, D., and Alibart, F. (2015). “Neuromorphic hybrid rram-cmos rbm architecture,” in *2015 15th Non-Volatile Memory Technology Symposium (NVMTS)* (Beijing), 1–6.
- Tang, T., Xia, L., Li, B., Wang, Y., and Yang, H. (2017). “Binary convolutional neural network on rram,” in *2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)* (Chiba/Tokyo), 782–787.
- Yang, F., Poostchi, M., Yu, H., Zhou, Z., Silamut, K., Yu, J., et al. (2020). Deep learning for smartphone-based malaria parasite detection in thick blood smears. *IEEE J. Biomed. Health Inf.* 24, 1427–1438. doi: 10.1109/JBHI.2019.2939121
- Yin, S., Jiang, Z., Kim, M., Gupta, T., Seok, M., and Seo, J.-S. (2020). Vesti: Energy-efficient in-memory computing accelerator for deep neural networks. *IEEE Trans. Very Large Scale Integr. Syst.* 28, 48–61. doi: 10.1109/TVLSI.2019.2940649
- Yokota, T., Nagafuchi, M., Mekada, Y., Yoshinaga, T., Ootsu, K., and Baba, T. (2002). “A scalable fpga-based custom computing machine for a medical image processing,” in *Field-Programmable Custom Computing Machines, 2002. Proceedings. 10th Annual IEEE Symposium* (Napa, CA: IEEE), 307–308.
- Zhou, F., and Chai, Y. (2020). Near-sensor and in-sensor computing. *Nat. Electron.* 3, 664–671. doi: 10.1038/s41928-020-00501-9
- Zhou, Z., Chen, X., Li, E., Zeng, L., Luo, K., and Zhang, J. (2019). Edge intelligence: paving the last mile of artificial intelligence with edge computing. *Proc. IEEE* 107, 1738–1762. doi: 10.1109/JPROC.2019.2918951

**Conflict of Interest:** The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

**Publisher's Note:** All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article, or claim that may be made by its manufacturer, is not guaranteed or endorsed by the publisher.

Copyright © 2022 Parmar, Penkovsky, Querlioz and Suri. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.