N. Beringuier-boher, M. Lacruche, D. El-baze, J. Dutertre, J. Rigaud et al., Body Biasing Injection Attacks in Practice, Proceedings of the Third Workshop on Cryptography and Security in Computing Systems, pp.49-54, 2016.
URL : https://hal.archives-ouvertes.fr/lirmm-01434143

G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, Error analysis and detection procedures for a hardware implementation of the advanced encryption standard, IEEE transactions on Computers, vol.52, issue.4, pp.492-505, 2003.

G. Bertoni, L. Breveglieri, I. Koren, and V. Piuri, Fault detection in the advanced encryption standard, Proc. Conf. Massively Parallel Computing Systems (MPCS'02), pp.92-97, 2002.

J. Blömer, J. Guajardo, and V. Krummel, Provably Secure Masking of AES, Selected Areas in Cryptography, vol.3357, pp.69-83, 2004.

É. Brier, C. Clavier, and F. Olivier, Correlation power analysis with a leakage model, Cryptographic Hardware and Embedded Systems -CHES 2004: 6th International Workshop, vol.3156, pp.16-29, 2004.
URL : https://hal.archives-ouvertes.fr/hal-02487026

D. Canright, A Very Compact S-Box for AES, Rao and Sunar, vol.19, pp.441-455

D. Canright and L. Batina, A Very Compact "Perfectly Masked" S-Box for AES, ACNS, vol.5037, pp.446-459, 2008.

J. Danger, S. Guilley, P. Nguyen, R. Nguyen, and Y. Souissi, Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow, Design, Automation & Test in Europe Conference & Exhibition, pp.1129-1134, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02412314

C. Giraud, DFA on AES, Advanced Encryption Standard -AES, 4th International Conference, pp.27-41, 2004.

S. Guilley and J. Danger, Global Faults on Cryptographic Circuits, vol.12

A. Heuser, O. Rioul, and S. Guilley, Good Is Not Good Enough -Deriving Optimal Distinguishers from Communication Theory, Cryptographic Hardware and Embedded Systems -CHES 2014 -16th International Workshop, vol.8731, pp.55-74, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02286943

M. Joye and M. Tunstall, Fault Analysis in Cryptography, LNCS, 2011.

R. Lashermes, G. Reymond, J. Dutertre, and J. Fournier, Bruno Robisson, and Assia Tria. A DFA on AES Based on the Entropy of Error Distributions, Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.34-43, 2012.

H. Li, A. T. Markettos, and S. W. Moore, Security evaluation against electromagnetic analysis at design time, Rao and Sunar, vol.19, pp.280-292

D. Marion, A. Facon, and S. Guilley, Thomas Perianin, and Matthieu Lec'hvien. Binary Data Analysis for Source Code Leakage Assessment, International Conference on Information Technology and Communication Security (SecITC), 2018.

M. Medwed, F. Standaert, and A. Joux, Towards Super-Exponential Side-Channel Security with Efficient Leakage-Resilient PRFs, Cryptographic Hardware and Embedded Systems -CHES 2012, pp.193-212, 2012.

S. Nikova, C. Rechberger, and V. Rijmen, Threshold Implementations Against Side-Channel Attacks and Glitches, formation and Communications Security, pp.529-545, 2006.

S. Nikova, M. Vincent-rijmen, and . Schläffer, Secure Hardware Implementation of Nonlinear Functions in the Presence of Glitches, Journal of Cryptology, vol.24, issue.2, pp.292-321, 2011.

R. Josyula, B. Rao, and . Sunar, Cryptographic Hardware and Embedded Systems -CHES 2005, 7th International Workshop, vol.3659, 2005.

A. Satoh, S. Morioka, K. Takano, and S. Munetoh, A Compact Rijndael Hardware Architecture with S-Box Optimization, Advances in Cryptology -ASIACRYPT 2001, pp.239-254, 2001.

L. Sauvage, S. Takarabt, and Y. Souissi, Secure silicon: Towards virtual prototyping, 2017 International Symposium on Electromagnetic Compatibility -EMC EUROPE, pp.1-5, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02287467

-. A. Secure and . Virtualyzr, , 2018.

N. Selmane, S. Guilley, and J. Danger, EDCC, The seventh European Dependable Computing Conference, pp.91-96, 2008.

S. Takarabt, K. Chibani, A. Facon, S. Guilley, Y. Mathieu et al., Pre-silicon embedded system evaluation as new EDA tool for security verification, 3rd IEEE International Verification and Security Workshop, pp.74-79, 2018.