A Logic Cell Design and routing Methodology Specific to VNWFET - Archive ouverte HAL Access content directly
Conference Papers Year : 2022

A Logic Cell Design and routing Methodology Specific to VNWFET

(1) , (1) , (1) , (1) , (2) , (2) , (3) , (3)


New emerging Vertical NanoWire Field-E昀昀ect Transistors (VNWFET) appear promising for compact energy e昀케cient computing architectures, still, we notice a lack of technology aware and coherent design methodologies. Such tools would enable a thorough exploration of the bene昀椀ts of these new technologies at the circuit level. This paper explores a complete methodology for designing a logic cell library using VNWFET. The methodology includes low-level logic cells Technology Computer Aided Design (TCAD) simulations, Parasitic Extraction (PEX) of predictive devices and 3D physical design rules and cell generation. In this design method, we focus on the standard CMOS logic cells, with up to 12 transistors and detail the inter-transistor routing. The various cells generated using this method are tested using TCAD and selected based on their PEX results. The whole process is performed on logic cell examples and in the light of the current design context, results show an improvement in footprint area optimization.
Fichier principal
Vignette du fichier
newcas.pdf.pdf (10.02 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03864493 , version 1 (23-11-2022)



Arnaud Poittevin, Ian O'Connor, Cédric Marchand, Alberto Bosio, Cristell Maneux, et al.. A Logic Cell Design and routing Methodology Specific to VNWFET. 2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), Jun 2022, Quebec City, Canada. pp.460-464, ⟨10.1109/NEWCAS52662.2022.9842100⟩. ⟨hal-03864493⟩
0 View
0 Download



Gmail Facebook Twitter LinkedIn More